Opened 18 years ago
Closed 18 years ago
#10976 closed defect (fixed)
NEW: veriwell 2.8.5
Reported by: | oksmith77 | Owned by: | yeled@… |
---|---|---|---|
Priority: | High | Milestone: | |
Component: | ports | Version: | |
Keywords: | verilog | Cc: | |
Port: |
Description
Portfile for the Veriwell Verilog simulator.
Attachments (1)
Change History (2)
Changed 18 years ago by oksmith77
comment:1 Changed 18 years ago by markd@…
Resolution: | → fixed |
---|---|
Status: | new → closed |
Committed. Thanks!
Note: See
TracTickets for help on using
tickets.
Portfile for Veriwell